Limit Search Results
Author
Shaharuddin Salleh
(10)
Baharom Sanugi
(5)
Hishamuddin Jamaluddin
(5)
Zomaya, Albert Y.
(5)
Fakulti Sains
(4)
Language
Format
Material Type
Subject
Multiprocessors
(70)
Parallel processing (Electronic computers)
(28)
Parallel computers
(9)
Embedded computer systems
(7)
Computer architecture
(5)
Switch to list view
Switch to thumbnail view
Select an Action
101 Results Found Subscribe to search results
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000MAIN
Print
1. 
Cover image for Multiprocessors
2. 
Cover image for Prolog multiprocessors
3. 
Cover image for Multiprocessors and parallel processing
4. 
Cover image for Multiprocessors and parallel processing
5. 
Cover image for Embedded multiprocessors : scheduling and synchronization
6. 
Cover image for Embedded multiprocessors : scheduling and synchronization
7. 
Cover image for Functional programming for loosely-coupled multiprocessors
8. 
Cover image for Partitioning and scheduling parallel programs for multiprocessors
9. 
Cover image for Server architectures : multiprocessors, clusters, parallel systems, web servers, storage solutions
10. 
Cover image for Fuzzy and annealing models for task scheduling in multiprocessors systems
11. 
Cover image for Interconnection networks for multiprocessors and multicomputers : theory and practice
12. 
Cover image for Modelling process scheduling and system software in multiprocessors
13. 
Cover image for An effective application mapping design environment for multiprocessor system-on-chip using network-on-chip communication delay model
14. 
Cover image for An effective application mapping design environment for multiprocessor system-on-chip using network-on-chip communication delay model
15. 
Cover image for Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
16. 
Cover image for Multi-round divisible real-time scheduling algorithm on multiprocessor platforms
17. 
Cover image for Multi-round divisible real-time scheduling algorithm on multiprocessor platforms
18. 
Cover image for Configurable version management hardware transactional memory for embedded multiprocessor field-programmable gate array
19. 
Cover image for Multicore and GPU programming : an integrated approach
20. 
Cover image for Advances in computers. Volume 92
21. 
Cover image for Multicore computing : algorithms, architectures, and applications
22. 
Cover image for Scheduling real-time streaming applications onto an embedded multiprocessor
23. 
Cover image for Professional CUDA C programming
24. 
Cover image for Scalable computing and communications : theory and practice
25. 
Cover image for Real world multicore embedded systems : a practical approach
26. 
Cover image for Programming massively parallel processors : a hands-on approach
27. 
Cover image for Fundamentals of multicore software development
28. 
Cover image for Building parallel, embedded, and real-time applications with Ada
29. 
Cover image for Introduction to scheduling
30. 
Cover image for Scientific computing with multicore and accelerators
31. 
Cover image for The deadline - based scheduling of divisible real - time workloads on multiprocessor platforms
32. 
Cover image for Parallel MATLAB for multicore and multinode computers
33. 
Cover image for The deadline - based scheduling of divisible real - time workloads on multiprocessor platforms
34. 
Cover image for The parallel algorithm for human tumor growth using distributed multiprocessor computer system
35. 
Cover image for Software development for embedded multi-core systems : a practical guide using embedded Intel� architecture
36. 
Cover image for Professional multicore programming : design and implementation for C++ developers
37. 
Cover image for Retargetable processor system integration into multi-processor system-on-chip platforms
38. 
Cover image for Dynamic task scheduling for multiprocessor systems
39. 
Cover image for Integrated system-level modeling of network-on-chip enabled multi-processor platforms
40. 
Cover image for Dependancy graph scheduling on arbitrary multiprocessor systems using the colevel ascending method
41. 
Cover image for Principles and practices of interconnection networks
42. 
Cover image for Analysis and performance evaluation of a fault-tolerant multistage interconnection network
43. 
Cover image for Analysis and performance evaluation of a fault-tolerant multistage interconnection network
44. 
Cover image for Interconnection networks : an engineering approach
45. 
Cover image for Dynamic multiprocessor scheduling model for the reconfigurable mesh compuing system
46. 
Cover image for Dynamic multiprocessor scheduling model for the reconfigurable mesh computing networks
47. 
Cover image for Annual review of scalable computing
48. 
Cover image for Fuzzy logic model for dynamic multiprocessor scheduling
49. 
Cover image for Adapting navier-stokes equations codes to run parallel computing environment
50. 
Cover image for Development of multiprocessor control architecture for mechatronics applications
51. 
Cover image for Rekabentuk alat membantu tenangan pistol jenis browning dan heckler & koch (HK)
52. 
Cover image for Development of multiprocessor control architecture for mechatronics applications ... [et al.]
53. 
Cover image for Multiprocessor scheduling using mean-field annealing
54. 
Cover image for Multiprocessor architecture for distributed control of a robot arm
55. 
Cover image for A self-organizing map clustering method for multiprocessor scheduling
56. 
Cover image for A mean-field annealing model for task scheduling in multiprocessor systems : laporan teknik
57. 
Cover image for Using fuzzy logic to achieve load balancing for task allocation in a multiprocessor system
58. 
Cover image for 16-bit microprocessor simulator; Kajian kes mengenai pengaturcaraan selari; Privacy-enchanced mail; Simulasi tumpaham minyak : Fasa II; Alat bantu pintar untuk merekabentuk menu : antara muka pengguna
59. 
Cover image for Advanced concepts in operating systems : distributed, database, and multiprocessor operating systems
60. 
Cover image for Multiprocessor execution of logic programs
61. 
Cover image for Parallel discrete-event simulation on distributed-memory multicomputers
62. 
Cover image for Kajian kes mengenai pengaturcaraan selari
63. 
Cover image for Multiarchitecture back-end distribution processing task scheduling development
64. 
Cover image for Implementation of low frequency F S K transmitter and receiver ; Universal remote control ; Membina layout untuk PCB dengan menggunakan bahasa berorientasikan C++ ; Sistem berbilang pemproses berkelajuan tinggi dan berkos rendah ; Pengawalan suhu menggunakan mikropemproses MC 68000 untuk kegunaan industri
65. 
Cover image for Internode router for hypercube parallel computer
66. 
Cover image for Multipurpose remote terminal unit (MRTU)
67. 
Cover image for Sistem berbilang pemproses berkelajuan tinggi dan berkos rendah
68. 
Cover image for Internode router for hypercube parallel computer; Multiarchitecture back-end distribution processing task scheduling development; An investigationof an object-oriented design implementation of a speech recognition system based on N-tuple algorithm; Static stimulus testing; Smart employee identification card; Basic micropeocessor learning system; Micro controller based data logger; Security access system using smart card
69. 
Cover image for Multipurpose remote terminal unit (RTU); An evaluation of the operational design costs, network configuration and load management opportunities for A 22-kv distribution network; The design of low cost SCADA system; Building user node driver and server node driver for RS-232C communication; Simulation of a UHF radio channel simulator based on DSP techniques; Radio wave propagation studies through tropical vegetation in Malaysia at lower band of VHF
70. 
Cover image for Internode router for hypercube parallel computer
71. 
Cover image for Pengiraan medan elektrik sekitar talian penghantaran; An efficient algorithm for finding zeros of a real function of two variables; Computer aided optimization; Host interface software for hypercube parallel computer; Digital circuit simulator : IC level; Design of a microprogram controller; Fast synchronous serial link; Compute engine for hypercube parallel computer
72. 
Cover image for Sistem kalendar Islam dan penetapan waktu sembahyang yang berasaskan mikropemproses; HF spectrum management 2 : creation of database; Merekabentuk modul-modul perantaramukaan komputer peribadi; Modem for a remote controller; Computer failure diagnostics system : version 3.0; Penilaian akustik dan sistem siaraya Dewan Abu Bakar Ali Basha Sek. Keb. Klang Gate Baru, Gombak, Selangor; Modeling and simulating an 8-bit microprocessor on a Macintosh PC; Asas pencaman pertuturan didalam Bahasa Malaysia; Speech synthesizing system; Internode router for hypercube parallel computer; Kajian tatacara mengesan corak cap jari yang berbentuk tertentu
73. 
Cover image for Rekabentuk terbantu untuk algoritma keadaan mesin sistem kawalan dalam perindustrian; An interface incorporating bus control and dual ported ram feature to be used in multicomputer system; Serial to parallel and parallel to serial communications convertor; Kajian terhadap fenomena latchup di dalam litar bersepadu pelengkap MOS; Infra-red motion detector switch (pyroelectric); Design and implementation of a heterogeneous multicomputer system; Node supervisor for a hypercube parallel computer; Rekabentuk makmal voltan tinggi dengan bantuan komputer (AUTOCAD); Pengiraan ubahtika dengan kapasitor pembahagi voltan, kabel dan cro; Meter laju digit
74. 
Cover image for Design and implementation of a heterogeneous multicomputer system
75. 
Cover image for Node supervisor for a hypercube parallel computer
76. 
Cover image for Rekabentuk terbantu komputer dalam pemasangan industri (2); Kawalan kuasa elektrik berkomputer; Microprocessor based display system;Identification of processes using fast algorithms for recursive least least square;Mc6800 based internode router of a hypercube multiprocess system;A hardware design of adaptive receivers for digital signals; Design of analog optical video transmitter and receiver; Power dispatch optimisation; Host interface for hypercube parallel computer; Computerised element for hypercube parallel computer
77. 
Cover image for MC68000 based internode router of a hypercube multi process system
78. 
Cover image for Formulae and multiprocessor algorithms for digital signal microprocessors
79. 
Cover image for A performance monitor for parallel programs
80. 
Cover image for Multiprocessor computer architectures
81. 
Cover image for IEEE transactions on parallel and distributed systems.
82. 
Cover image for Multiple processing : a system overview
83. 
Cover image for Solving problems on concurrent processors
84. 
Cover image for Hardware accelerators for electrical CAD
85. 
Cover image for Multiprocessor design methodology for real-time DSP systems represented by shift-invariant flow graphs
86. 
Cover image for Principles of parallel and multiprocessing
87. 
Cover image for Multi-microprocessors
88. 
Cover image for Multi-microprocessor systems for real-time applications
89. 
Cover image for Multiple processor systems for real-time apllications
90. 
Cover image for A multiprocessor operating system
91. 
Cover image for High-dimensional homotopy curve tracking on a shared-memory multiprocessor
92. 
Cover image for Performance of a multiprocessor-based parallel stack algorithm speech encoder
93. 
Cover image for Preemptive scheduling of real-time tasks on multiprocessor systems
94. 
Cover image for Optimal scheduling for two-processor systems
95. 
Cover image for Using fuzzy logic for task scheduling in multiprocessor systems
96. 
Cover image for A prototype model for the time-critical dynamic task scheduler in multiprocessor systems
97. 
Cover image for Asymmetric mean-field neural networks for multiprocessor scheduling
98. 
Cover image for Parallel TCP/IP for multiprocessor workstations
99. 
Cover image for A scheduling philosophy for multiprocessing systems/Butler W. Lampson.
100. 
Cover image for Task scheduling on a multiprocessor system with independent memories
101. 
Cover image for MULTI-CORE EMBEDDED SYSTEMS