Available:*
Library | Item Barcode | Call Number | Material Type | Item Category 1 | Status |
---|---|---|---|---|---|
Searching... | 30000010160805 | TK7895.G36 N38 2007 | Open Access Book | Book | Searching... |
On Order
Summary
Summary
This volume shows how a processor can be designed from scratch and by use of new EDA tools, how it interfaces with its software. It shows how a processor and its software can be used as an embedded core and used for the design of an embedded system.
Author Notes
Zainalabedin Navabi, Ph.D., is professor of electrical and computer engineering at Northeastern University. Dr. Navabi is the author of several textbooks and computer based trainings on VHDL, Verilog and related tools and environments. Dr. Navabi's involvement with hardware description languages began in 1976 when he started the development of a register-transfer level simulator for one of the very first Hardware Description Languages (HDLs). In 1981 he completed the development of a synthesis tool that generated MOS layout from an RTL description. Since 1981, Dr. Navabi has been involved in the design, definition and implementation of HDLs. He has written numerous papers on the application of HDLs in simulation, synthesis and test of digital systems. He started one of the first full HDL courses at Northeastern University in 1990. Since then he has conducted many short courses and tutorials on this subject in the United States and abroad. In addition to being a professor, he is also a consultant to Electronic Design Automation (EDA) companies. Dr. Navabi received his M.S. and Ph.D. from the University of Arizona in 1978 and 1981, and his B.S. from the University of Texas at Austin in 1975. He is a senior member of IEEE, and a member of IEEE Computer Society, ASEE, and ACM. Dr. Navabi is the author of six books on various aspects of digital system design automation.
Table of Contents
Part 1 High-Level Design Concepts |
Chapter 2 High-Level Logic Design |
Chapter 3 RT Level Verilog |
Chapter 4 FPLD Devices |
Chapter 5 Computer Architecture |
Part 2 FPGA Based Design of Embedded Cores |
Chapter 6 Implentation of Basic Components |
Chapter 7 Configurable Cores |
Chapter 8 Custom Cores |
Chapter 9 CPU Core |
Chapter 10 Core-based System Design |
Part 3 System Design with Processor Cores |
Chapter 11 Design with an Embedded CPU |
Chapter 12 A CPU with Keyboard and Display Interfaces |
Chapter 13 NIOS II Processor |
Chapter 14 NIOS II Based Processing Hardware |
Chapter 15 NIOS II Based Arithmetic Processor |