Skip to:Content
|
Bottom
Cover image for Optimal routing algorithm for minimizing interconnect delay in VLSI layout design
Title:
Optimal routing algorithm for minimizing interconnect delay in VLSI layout design
Series:
Siri kertas kerja penyelidikan (Universiti Teknologi Malaysia. Pusat Pengurusan Penyelidikan)
Publication Information:
Skudai : Universiti Teknologi Malaysia, 2007

Available:*

Library
Item Barcode
Material Type
Item Category 1
Status
Searching...
30000010172115 Non Circulating UTM Special Collection Materials Article
Searching...

On Order

Go to:Top of Page