Design of high-performance cmos voltage-controlled oscillators

Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results.
The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.

Author Notes

Liang Dai: Prominent Communications, Inc. San Diego, California
Ramesh Harjani: Department of Electrical and Computer Engineering University of Minnesota Minneapolis

List of Figures	p. ix
List of Tables	p. xv
Preface	p. xvii
Acknowledgments	p. xix
1. Introduction	p. 1
2. Introduction to PLLs	p. 9
1 Introduction	p. 9
2 PLL Basics	p. 10
3 A Linear Model for PLLs	p. 18
4 Conclusions	p. 26
3. Phase Noise and Timing Jitter	p. 27
1 Phase Noise	p. 27
2 Timing Jitter	p. 30
3 Phase Noise vs. Timing Jitter	p. 33
4 Conclusions	p. 37
4. Review of Existing VCO Phase Noise Models	p. 39
1 Challenges in Oscillator Phase Noise Analysis	p. 39
2 Leeson's Model	p. 40
3 Razavi's Model	p. 46
4 Hajimiri's Model	p. 49
5. Universal Model for Ring Oscillator Phase Noise	p. 55
1 Comparison and Analysis of Ring Oscillator Phase Noise	p. 55
1.1 VCO Circuit Diagrams	p. 56
1.2 Phase Noise Analysis	p. 56
1.3 Measurement Results	p. 61
2 Modified Linear Model	p. 63
2.1 Theoretical Analysis	p. 64
2.2 Simulation Results	p. 68
2.3 Measurement Results	p. 69
3 Q-factor for Ring Oscillators	p. 71
4 Noise Up-Conversion	p. 74
4.1 Theoretical Analysis	p. 75
4.2 Simulation Results	p. 78
4.3 Measurement Results	p. 80
5 Power Supply / Substrate Noise	p. 81
5.1 Theoretical Analysis	p. 81
5.2 Simulation Results	p. 83
6 Conclusions	p. 85
6. New Ring VCO Design	p. 87
1 Introduction	p. 87
2 Phase Noise Overview	p. 87
3 Circuit Design	p. 89
4 Analysis of Circuits with Hysteresis	p. 92
5 Simulation and Measurement	p. 100
6 Conclusions	p. 106
7. PLL Design Examples	p. 107
1 PLL with Ring VCO	p. 108
1.1 Ring VCO	p. 108
1.2 Charge Pump and Loop Filter	p. 109
1.3 Phase/Frequency Detector	p. 119
1.4 Prescaler and Frequency Divider	p. 120
2 LC VCO	p. 126
3 Simulation Results	p. 136
4 Measurement Results	p. 142
5 Conclusions	p. 145
8. Conclusions	p. 149
1 Research Contributions	p. 149

Available:*

On Order

Summary

Summary

Author Notes

Table of Contents