![Cover image for Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller Cover image for Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller](/client/assets/5.0.0/ctx//client/images/no_image.png)
Title:
Field programmable gate array based convolution neural network hardware accelerator with optimized memory controller
Personal Author:
Physical Description:
xv, 110 pages: illustrations ; 27 cm
General Note:
Also available in CD-ROM : CP 084370 ra
Fulltext is available at http://dms.library.utm.my:8080
Supervisor : Mohd. Shahrizal Rusli
Added Author:
Added Corporate Author:
DSP_DISSERTATION:
Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Sistem Mikroelektronik)) - Universiti Teknologi Malaysia, 2020
Available:*
Library | Item Barcode | Call Number | Material Type | Item Category 1 | Status |
---|---|---|---|---|---|
Searching... | 35000000029159 | XX(889001.2) | Closed Access Thesis | UTM Master Thesis (Closed Access) | Searching... |