![Cover image for VLSI design of 8X8 BIT unsigned parallel multiplier using L. Dadda reduction tree method Cover image for VLSI design of 8X8 BIT unsigned parallel multiplier using L. Dadda reduction tree method](/client/assets/5.0.0/ctx//client/images/no_image.png)
Title:
VLSI design of 8X8 BIT unsigned parallel multiplier using L. Dadda reduction tree method
Personal Author:
Publication Information:
2004
Physical Description:
xv, 120 p. : ill. ; 30 cm.
General Note:
Also available in CD-ROM : CP 018534 ra
Added Corporate Author:
DSP_DISSERTATION:
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2004
Available:*
Library | Item Barcode | Call Number | Material Type | Item Category 1 | Status |
---|---|---|---|---|---|
Searching... | FKE30000001452 | QA76.58 F32 2004 | Closed Access Thesis | UTM Project Paper (Closed Access) | Searching... |
Searching... | 30000010033913 | QA76.58 F32 2004 raf | Closed Access Thesis | UTM Project Paper (Closed Access) | Searching... |