Skip to:Content
|
Bottom
Cover image for Reconfigurable computing : the theory and practice of FPGA-based computation
Title:
Reconfigurable computing : the theory and practice of FPGA-based computation
Publication Information:
Amsterdam : Morgan Kaufmann, 2008
Physical Description:
vi, 908 p. : ill. ; 24 cm.
ISBN:
9780123705228

Available:*

Library
Item Barcode
Call Number
Material Type
Item Category 1
Status
Searching...
30000003482902 QA 76.9.A3 R45 2008 Open Access Book Book
Searching...

On Order

Summary

Summary

Reconfigurable Computing marks a revolutionary and hot topic that bridges the gap between the separate worlds of hardware and software design-- the key feature of reconfigurable computing is its groundbreaking ability to perform computations in hardware to increase performance while retaining the flexibility of a software solution. Reconfigurable computers serve as affordable, fast, and accurate tools for developing designs ranging from single chip architectures to multi-chip and embedded systems.

Scott Hauck and Andre DeHon have assembled a group of the key experts in the fields of both hardware and software computing to provide an introduction to the entire range of issues relating to reconfigurable computing. FPGAs (field programmable gate arrays) act as the "computing vehicles" to implement this powerful technology. Readers will be guided into adopting a completely new way of handling existing design concerns and be able to make use of the vast opportunities possible with reconfigurable logic in this rapidly evolving field.


Table of Contents

Preface
Introduction
Part 1 Hardware
Part I Intro
Chapter 1 General-Purpose FPGA Architecture
Chapter 2 Reconfigurable Computing Devices
Chapter 3 Reconfigurable Computing Systems
Chapter 4 Reconfiguration Management
Part 2 Software
Part II Intro
Chapter 5 Computer Models and System Architectures Andre DeHon
Chapter 6 Hardware Description Languages (VHDL)
Chapter 7 Compilation for Reconfigurable Computing Machines
Chapter 8 Streaming Models
8.1 Matlab/Simulink
8.2 SCORE
Chapter 9 SIMD/Vector
Chapter 10 OS/Runtime Systems
Chapter 11 JHDL
Chapter 12 Technology Mapping
Chapter 13 Placement
13.1 General-purpose / FPGA
13.2 Datapath
13.3 Constructive
Chapter 14 Routing
Chapter 15 Retimin
Chapter 16 Bitstream Generation, JBits
Chapter 17 Fast Mapping
Part 3 Application Development
Part III Intro
Chapter 18 Evaluating and Optimizing problems for FPGA implementations
Chapter 19 Instance-specific design, Constant Propagation & Partial Evaluation
Chapter 20 Precision Analysis & Floating Point
Chapter 21 Distributed Arithmetic
Chapter 22 Cordic
Chapter 23 Task allocation: FPGA vs. CPU partitioning
Part 4 Case Studies
Part IV Intro
Chapter 24 Image Processing, Variable Precision, Algorithm Alteration: SPIHT Compression
Chapter 25 Run-time reconfiguration: Automatic Target Recognition
Chapter 26 Problem-specific circuitry: SAT Solving
Chapter 27 Multi-FPGA Systems: Logic Emulation
Chapter 28 Floating Point
Chapter 29 FDTD
Chapter 30 Genetic Evolution
Chapter 31 Packet Filtering (Networking application)
Chapter 32 Active Pages [Memory centric]
Part 5 Theoretical Underpinnings and Future Directions
Part V Intro
Chapter 33 Theoretical Underpinnings, Metrics and Analysis
Chapter 34 Defect and Fault Tolerance
Chapter 35 Reconfigurable Computing and Nanotechnology
Go to:Top of Page