Skip to:Content
|
Bottom
Cover image for Using altera DE1-SoC: hard processor system (HPS) and field programmable gate array (FPGA) cores for median filter
Title:
Using altera DE1-SoC: hard processor system (HPS) and field programmable gate array (FPGA) cores for median filter
Physical Description:
1 computer disc (CD-ROM) ; 12 cm
General Note:
Also available in printed version : TA1637 S93 2018 raf

Supervisor : Mr. Izam Kamisian
DSP_DISSERTATION:
Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2018

Available:*

Library
Item Barcode
Call Number
Material Type
Item Category 1
Status
Searching...
30000010359893 CP 080823 ra UTM Special Collection - Computer File Compact Disc Accompanies UTM Thesis/Project Paper
Searching...

On Order

Go to:Top of Page