Skip to:Content
|
Bottom
Cover image for VHDL modeling of input/output microprocessor device (UART)
Title:
VHDL modeling of input/output microprocessor device (UART)
Publication Information:
Kuala Lumpur : UTM, 1996
General Note:
Loan in microfilm form only : MFL 8750 ra
DSP_DISSERTATION:
Project paper (Bachelor of Electrical Engineering) - Universiti Teknologi Malaysia, 1996

Available:*

Library
Item Barcode
Call Number
Material Type
Item Category 1
Status
Searching...
30000003416983 TK7885.7 C33 1996 raf Closed Access Thesis UTM Project Paper (Closed Access)
Searching...

On Order

Go to:Top of Page