Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA)

Select an Action

Place Hold(s)
Add to My Lists
Email
Print

Cover image for Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA)

Title:

Ladder logic processor for programmable logic controllers (PLC) on fileld programmable gated array (FPGA)

Personal Author:

Chua, Clarence Kim Soon

Publication Information:

2007

Physical Description:

xiv, 58p. : ill. ; 30 cm. + 1 CD-ROM

General Note:

Supervisor : Zulfakar Aspar

Also available in CD-ROM : CP 019333 ra

Subject Term:

Field programmable gate arrays

Programmable controllers

Added Author:

Added Corporate Author:

Fakulti Kejuruteraan Elektrik

DSP_DISSERTATION:

Project Paper (Sarjana Muda Kejuruteraan (Elektrik - Elektronik)) - Universiti Teknologi Malaysia, 2007

Available:*

Library	Item Barcode	Call Number	Material Type	Item Category 1	Status
Searching... FKE Library	FKE30000003171	TK7868.D5 C485 2007 raf	Closed Access Thesis	UTM Project Paper (Closed Access)	Searching... Unknown
Searching... Perpustakaan Raja Zarith Sofiah	30000010154018	TK7868.D5 C485 2007 raf	Closed Access Thesis	UTM Project Paper (Closed Access)	Searching... Unknown

On Order