Cover image for Embedded processor design challenges : systems, architectures, modeling and simulation - SAMOS
Title:
Embedded processor design challenges : systems, architectures, modeling and simulation - SAMOS
Series:
Lecture notes in computer science ; 2268
Publication Information:
New York : Springer-Verlag, 2002
ISBN:
9783540433224

Available:*

Library
Item Barcode
Call Number
Material Type
Item Category 1
Status
Searching...
30000010067590 TK7895.E42 D464 2002 Open Access Book Book
Searching...

On Order

Summary

Summary

This textbook is intended to give an introduction to and an overview of sta- of-the-art techniques in the design of complex embedded systems. The book title is SAMOS for two major reasons. First, it tries to focus on the actual distinct, yet important problem ?elds of System-Level design of embedded systems, including mapping techniques and synthesis,Architectural design,Modeling issues such as speci?cation languages, formal models, and- nallySimulation. The second reason is that the volume includes a number of papers presented at a workshop with the same name on the Island of Samos, Greece, in July 2001. In order to receive international attention, a number of reputed researchers were invited to this workshop to present their current work. Participation was by invitation only. For the volume presented here, a number of additional papers where selected based on a call for papers. All contributions were refereed. This volume presents a selection of 18 of the refereed papers, including 2 invited papers. The textbook is organized according to four topics: The ?rst isA)System- LevelDesignandSimulation.Inthissection,wepresentacollectionofpapers that give an overview of the challenging goal to design and explore alternatives of embedded system implementations at the system-level. One paper gives an overview of models and tools used in system-level design. The other papers present new models to describe applications, provide models for re?nement and design space exploration, and for tradeo? analysis between cost and ?exibility of an implementation.


Table of Contents

Bishnupriya Bhattacharya and Shuvra S. BhattacharyyaBart Kienhuis and Ed F. Deprettere and Pieter van der Wolf and Kees VissersChristian Haubelt and Jürgen Teich and Kai Richter and Rolf ErnstA.D. Pimentel and S. Polstra and F. Terpstra and A.W. van Halderen and .E. Coffland and L.O. HertzbergerVladimir D. Äivković and Paul LieverseEd F. Deprettere and Edwin Rijpkema and Bart KienhuisPatrice Quinton and Tanguy RissetJurgen Teich and Lothar ThieleMarcus Bednara and Frank Hannig and Jurgen TeichP.M.W. Knijnenburg and T. Kisuki and M.F.P. O'BoyleP. Pirsch and A. Freimann and C. Klar and J.P. WittenburgStephan Wong and Stamatis Vassiliadis and Sorin CotofanaMihai Sima and Sorin Cotofana and Stamatis Vassiliadis and Jos T.J. van Eijndhoven and Kees VissersHenk Muller and Dan Page and James Irwin and David MayClark N. Taylor and Debashis Panigrahi and Sujit DeyDirk Desmet and Prabhat Avasare and Paul Coene and Stijn Decneut and Filip Hendrickx and Théodore Marescaux and Jean-Yves Mignolet and Robert Pasko and Patrick Schaumont and Diederik VerkestGeorgi Kuzmanov and Stamatis Vassiliadis and Jos T.J. van EijndhovenC. John Glossner and Michael Schulte and Stamatis Vassiliadis
A System-Level Design and Simulation
Consistency Analysis of Reconfigurable Dataflow Specificationsp. 1
A Methodology to Design Programmable Embedded Systems - The Y-Chart Approachp. 18
Flexibility/Cost-Tradeoffs of Platform-Based Systemsp. 38
Towards Efficient Design Space Exploration of Heterogeneous Embedded Media Systemsp. 57
An Overview of Methodologies and Tools in the Field of System-Level Designp. 74
B Compiler and Mapping Technology
Translating Imperative Affine Nested Loop Programs into Process Networksp. 89
Structured Scheduling of Recurrence Equations: Theory and Practicep. 112
Exact Partitioning of Affine Dependence Algorithmsp. 135
Generation of Distributed Loop Controlp. 154
Iterative Compilationp. 171
C Embedded Processors and Architectures Processor Architectures for Multimedia Applicationsp. 188
Microcoded Reconfigurable Embedded Processors: Current Developmentsp. 207
A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Studyp. 224
Caches with Compositional Performancep. 242
Design of an Adaptive Architecture for Energy Efficient Wireless Image Communicationp. 260
D Applications
Design of Cam-E-leon, a Run-Time Reconfigurable Web Camerap. 274
A 2D Addressing Mode for Multimedia Applicationsp. 291
A Java-Enabled DSPp. 307
Author Indexp. 327