Skip to:Content
|
Bottom
Cover image for Analog VLSI design automation
Title:
Analog VLSI design automation
Personal Author:
Series:
VLSI circuits series
Publication Information:
Boca Raton : Taylor & Francis, 2003
ISBN:
9780849310904

Available:*

Library
Item Barcode
Call Number
Material Type
Item Category 1
Status
Searching...
30000010121098 TK7874.75 B34 2003 Open Access Book Book
Searching...

On Order

Summary

Summary

The explosive growth and development of the integrated circuit market over the last few years have been mostly limited to the digital VLSI domain. The difficulty of automating the design process in the analog domain, the fact that a general analog design methodology remained undefined, and the poor performance of earlier tools have left the analog world with few, if any, options for automated VLSI design.

Analog VLSI Design Automation may well mark the dawn of a new era. It describes a fully integrated, top-down approach to analog VLSI design automation and presents a methodology for each level of the design hierarchy. The authors define an analog VLSI design automation flow in which every tool has its predefined objectives and interfaces. They present working examples for each tool, and demonstrate the validity of their approach by running their design automation system from the top to the bottom levels in three different case studies.

Technologies like systems-on-a-chip (SOCs) have created a pressing need for automated design tools capable of handling analog circuit blocks. The ideas presented in this book are fully adaptable to various design classes. Using these ideas, you will be able to develop new methodologies and algorithms that will significantly reduce design costs and time to market for many practical systems.


Author Notes

Sina Balkir is with the Department of Electrical Engineering, University of Nebraska-Lincoln, USA
Gunhan Dundar: Since 1994, he has been with Bogazici University, where he is currently a professor
Arif Selcuk Ogrenci is an assistant professor in the Electronics Engineering Department at Kadir Has University, Istanbul, Turkey


Table of Contents

1 Analog VLSI Design Automationp. 1
1.1 Introductionp. 1
1.2 Previous Analog Design Flowsp. 3
1.3 Proposed Design Flow and Toolsp. 9
1.3.1 System-Level Synthesisp. 9
1.3.2 Circuit-Level Synthesisp. 11
1.3.3 Layout-Level Synthesisp. 12
1.3.4 Performance Estimationp. 12
1.3.5 Layout Advisorp. 13
1.3.6 Libraryp. 13
1.3.7 Circuit Extractor and Simulatorp. 14
1.4 Design Examplesp. 14
1.4.1 Switched Capacitor (SC) Filtersp. 14
1.4.2 Analog Neural Networksp. 15
1.4.3 Analog-to-Digital Converters (ADC)p. 18
2 System-Level Design Automationp. 23
2.1 Introductionp. 23
2.2 Performance Estimationp. 25
2.2.1 Estimation Methodology Used in the Bookp. 27
2.2.2 A BTS Opamp Estimation Examplep. 29
2.3 Macromodelingp. 33
2.4 High-Level Synthesis of Switched Capacitor Filtersp. 34
2.5 High-Level Synthesis of Analog Neural Networksp. 42
2.5.1 System-Level Modelingp. 49
2.5.2 Numerical Examplesp. 55
2.5.3 Results and Conclusionp. 55
2.6 High Level Synthesis of A/D Convertersp. 59
3 Circuit Level Synthesisp. 85
3.1 Introductionp. 85
3.1.1 Survey of Existing Synthesis Approachesp. 87
3.1.2 Evolutionary Computation for Analog Synthesisp. 94
3.2 Evolution-Based Automatic Synthesis Strategyp. 96
3.3 Evolution-Based Analog IC Optimizationp. 98
3.3.1 Circuit Representationp. 99
3.3.2 Cost Functionp. 100
3.3.3 Description of the Algorithmp. 101
3.4 DC Simulatorp. 103
3.5 Performance Modelingp. 104
3.6 Incorporation of transistor mismatchesp. 109
3.6.1 Prediction of Mismatchp. 110
3.6.2 Modeling the Circuit-Level Performance Variationsp. 111
3.6.3 Incorporation of Mismatch into the Optimization Systemp. 111
3.7 Synthesis Examples and Discussion of Resultsp. 112
3.7.1 Synthesis Examplesp. 113
3.7.2 Validation on Siliconp. 118
3.7.3 Discussion of Resultsp. 119
3.8 Concluding Remarksp. 121
4 Layout-Level Design Automationp. 129
4.1 Introductionp. 129
4.2 Device Generationp. 136
4.3 Partitioning and Floorplanningp. 143
4.4 Placementp. 150
4.5 Routingp. 154
4.6 Post Layout Improvementsp. 157
4.7 Performance Issues in Analog Layout Generationp. 159
4.8 Conclusions and Future Directionsp. 163
5 Design Automation Case Studiesp. 173
5.1 Introductionp. 173
5.2 SC Filter Design Examplep. 174
5.2.1 Design Specifications and High-Level Synthesisp. 176
5.2.2 Circuit and Layout Level Synthesis Resultsp. 177
5.3 Neural Network Design Examplep. 181
5.3.1 ANN Building Blocksp. 182
5.3.2 Synthesis Test Resultsp. 189
5.3.3 Concluding Remarksp. 191
5.4 A/D Converter Design Examplep. 193
5.4.1 Flash Modulep. 194
5.4.2 Pipeline Modulep. 200
6 Conclusion and Future Directionsp. 211
Appendix A CMOS Spice Modelsp. 215
Indexp. 217
Go to:Top of Page