Skip to:Content
|
Bottom
Cover image for Rekabentuk teras pemproses isyarat digit (DSP PROCESSOR) 16 bit menggunakan VHDL
Title:
Rekabentuk teras pemproses isyarat digit (DSP PROCESSOR) 16 bit menggunakan VHDL
Personal Author:
Publication Information:
Skudai : Universiti Teknologi Malaysia, 2002
DSP_DISSERTATION:
Project Paper (Sarjana Muda Kejuruteraan Elektrik (Komputer) - Universiti Teknologi Malaysia, 2002

Available:*

Library
Item Barcode
Call Number
Material Type
Item Category 1
Status
Searching...
30000010027199 TK5102.5 N676 2002 Closed Access Thesis UTM Project Paper (Closed Access)
Searching...

On Order

Go to:Top of Page