Switch to list view
Switch to thumbnail view
6 Results Found Subscribe to search results
000000MAIN
Print
1. 
Cover image for VLSI design of fast pipelined discrete cosine transform
2. 
Cover image for VLSI design of fast pipelined discrete cosine transform
3. 
Cover image for Bio/CMOS interfaces and co-design
4. 
Cover image for Advanced model order reduction techniques in VLSI design
5. 
Cover image for VLSI test principles and architectures : design for testability
6. 
Cover image for Design & implementation (VLSI) of an all digital phase locked loop (ADPLL)
Go to:Search Results
|
Top of Page
|
Search Facets